VLSI Laboratory Scenario of current NoC architectures
نویسنده
چکیده
This report aims at depicting the scenario of Network-On-Chip (NoC) architectures proposed from both academic institutes and industry. A review of suitable NoC simulators is presented, with the aim of having appropriate tool for an accurate evaluation of architectures and protocols performances on different application-domains. This is important when comparing NoC with traditional communication infrastructures and in particular with real-life applications. The motivations of the research activity in this field are summarized in an introduction to the NoC
منابع مشابه
Design of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملThe Future of NoCs: New Technologies and Architectures
The latency, power consumption, and interconnect routing problems of NoCs can be simultaneously addressed by replacing multi-hop wired paths with high-bandwidth single-hop long-range wireless links. In this talk, we will present design of the millimeter (mm)-wave wireless NoC architectures. We will present detailed
متن کاملPerformance Evaluation of Fault Tolerant Methodologies for Network on Chip Architecture
By Haibo Zhu, M.S. Washington State University August 2007 Chair: Partha Pratim Pande Current SoC designs are appearing with very large numbers of embedded processors. From consumer multimedia to image processing to defense applications, new designs are coming out with very high numbers of embedded processors. The communication requirements of these large MP-SoCs are convened by the emerging ne...
متن کاملArea and Power Modeling for Networks-on-Chip with Layout Awareness
Networks-on-Chip (NoCs) are emerging as scalable interconnection architectures, designed to support the increasing amount of cores that are integrated onto a silicon die. Compared to traditional interconnects, however, NoCs still lack well established CAD deployment tools to tackle the large amount of available degrees of freedom, starting from the choice of a network topology. “Silicon-aware” ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004